O I POSTATEMENT			Do	Docket: 1011-54375		App: 09/620,021	
			Ap	Applicant: Rajski et al.			
JAN 1 3 2003	BY APPLICAN	ľΤ	Fil	ed: July 20, 2000		Art Unit:	2133
MADEMARK OF		U.S. PA	TENT D	OCUMENTS	,		
Init.*				Name Cla		ss Sub Filed RECEIVED	
	6,300,885 B1	10/9/01	Daven	oort et al.		JA	.
		ОТН	ER DO	CUMENTS	•		logy Center 210
Pme		l, W.H. McAn , John Wiley &	•	avir, "Built in test for 987.	VLSI: F		_
pmo			-	ompression method for Aided VLSI Design, v			
Ome		rlich, "On com pp. 392-398, 1		ptimized input probab	oilities fo	or random to	ests,"
grac	1	a and J.P. Rob ol. C-35, No. 4		accumulator compress -321, 1986.	ion testi	ing," <i>IEEE T</i>	Trans.
pric	J.P. Hayes,	"Check sum te	est metho	ds," <i>Proc. FTCS</i> , pp.	114-120), 1976.	
eme		yndrome-testal No. 6, pp. 442-	_	n of combinational cir	cuits," I	EEE Trans.	Comput.
me	modification		-	compression methods fintegrated Circuits a		-	AD-6,
pme		"Measures of tol. C-29, No. 6		iveness of fault signat -514, 1980.	ure anal	lysis," <i>IEEE</i>	Trans.
EXAMINE	ER: Thing h	Ly Chine	,	DATE 3/12/0)3		
	Initial if considered, ormance and not cons			ormance with MPEP 6	09; drav	w line throu	gh cite if

EXAMINER:

Docket: 1011-54375 App: 09/620,021 INFORMATION DISCLOSURE Applicant: Rajski et al. **STATEMENT** BY APPLICANT Filed: July 20, 2000 Art Unit: 2133 OTHER DOCUMENTS K.J. Latawiec, "New method of generation of shifted linear pseudorandom binary RECEIVED sequences", Proc. IEE, vol. 121, No. 8, pp. 905-906, 1974 JAN 1 4 2003 N.R. Saxena and E.J. McCluskey, "Extended precision checksums," Proc. FTCS, Technology Center 2100 pp. 142-147, 1987. me J.P. Hayes, "Transition count testing of combinational logic circuits," IEEE Trans. Comput., vol. C-25, No. 6, pp. 613-620, 1976. P.H. Bardell and W.H. McAnney, "Pseudorandom arrays for built-in tests," ISSS Trans. Comput., vol. C-35, No. 7, pp. 653-658, 1986. B. Ireland and J.E. Marshall, "Matrix method to determine shaft-register connections for delayed pseudorandom binary sequences," Electronics Letters, vol. 4 No. 15, pp. 309-310, 1968. J.A. Waicukauski, E. Lindbloom, E.B. Eichelberger and O.P. Forlenza, "A method for generating weighted random test patterns," IBM J. Res. Develop., vol. 33, no. 2, pp. 149-161, March 1989 R.A. Frohwerk, "Signature analysis: a new digital field services method," Hewlett-Packard Journal, pp. 2-8, May 1997. G. Hetherington, T. Fryars, N. Tamarapalli, M. Kassab, A. Hasson and J. Rajski, "Logic BIST for Large Industrial Designs: Real Issues and Case Studies," Proc. ITC, m pp. 358-367, 1999. V. Iyengar, K. Chakrabarty and B.T. Murray, "Built-In Slf-testing of sequential One circuits using precomputed test sets," Proc. VLSI Test Symposium, pp. 418-423, 1998. DATE

*Examiner: Initial if considered, whether or not in conformance with MPEP 609; draw line through cite if not in conformance and not considered. Send copy.

Docket: 1011-54375 App: 09/620,021 INFORMATION DISCLOSURE Applicant: Rajski et al. **STATEMENT** BY APPLICANT Filed: July 20, 2000 Art Unit: 2133 **OTHER DOCUMENTS** A. Jas, J. Ghosh-Dastidar and N.A. Touba, "Scan vector compression/decompression using statistical coding," Proc. VLSI Test Symposium, pp. 114-120, 1999 JAN 1 4 2003 Technology Center 2100 A.Jas and N.A. Touba, "Test vector decompression via cyclical scan chains and its application to testing core-based designs," Proc. ITC, pp.458-464, 1998. Pmc **EXAMINER:** DATE 03

*Examiner: Initial if considered, whether or not in conformance with MPEP 609; draw line through cite if not in conformance and not considered. Send copy.

Docket: 1011-54375 App: 09/620,021 INFORMATION DISCLOSURE Applicant: Rajski et al. **STATEMENT** BY APPLICANT Filed: July 20, 2000 Art Unit: 2133 RECEIVED OTHER DOCUMENTS JAN 1 4 2003 M. Serra, T. Slater, J.C. Muzio and D.M. Miller, "The analysis of one-dimensional linear cellular automata and their aliasing properties," IEEE Trans. CAD of Integrated Circuits and Systems, vol. CAD-9, No. 7, pp. 767-778, 1990. T.W. Williams, W. Daehn, M. Gruetzner and C.W. Starke, "Bounds and analysis of aliasing errors in linear-feedback shift registers," IEEE Trans. CAD of Integrated Circuits and Systems, vol. CAD-7, No. 1, pp. 75-83, 1988. M. Ishida, D.S. Ha and T. Yamaguchi, "COMPACT: A hybrid method for compression test data," Proc. VLSI Test Symposium, pp. 62-69, 1998. K. Kim, D.S. Ha and J.G. Tront, "On using signature registers as pseudorandon pattern generators in built-in self testing," IEEE Trans. CAD of IC, vol. CAD-7, No. 8, 1988, pp.919-928. G. Mrugalski, J. Rajski and J. Tyszer, "Synthesis of pattern generators based on cellular automata with phase shifters," Proc. Int. Test Conf., pp. 368-377, 1999. R. Kapur, S. Patil, T.J. Snethen and T.W. Williams, "Design of an efficient weighted random pattern generation system," Proc. ITC., pp. 491-500, 1994. F. Muradali, V.K. Agarwal and B. Nadeau-Dostie, "A new procedure for weighted random built-in self-test," Proc. ITC., pp. 600-669, 1990. S. Pateras and J. Rajski, "Cube contained random patterns and their application to the complete testing of synthesized multi-level circuits," Proc. ITC., pp. 473-482, 1991. J. Rajski and J. Tyszer, "Test responses compaction in accumulators with rotate carry adders," IEEE Transactions CAD of Integrated Circuits and Systems, vol. CAD-12, No. 4, pp. 531-539, 1993. **EXAMINER:** DATE *Examiner: Initial if considered, whether or not in conformance with MPEP 609; draw line through cite if not in conformance and not considered. Send copy.

INFORMATION DISCLOSURE **STATEMENT**

not in conformance and not considered. Send copy.

Docket: 1011-54375

App: 09/620,021

Applicant: Rajski et al.

Filed: July 20, 2000 **BY APPLICANT**

Art Unit: RECEIVED

OIA, B	Y APPLICANI	Filed: July 20, 2000	Art Unit: ABUEIVE			
JAN 1 3 2003 C	OTHER DOCUMENTS JAN 1 4					
& MADEMARK OFF	J. Rajski and J. Tyszer, "Accumulator-based compaction of test responses," IEEE Transactions on Comput., vol. C-42, No. 6, pp. 643-650, 1993.					
pme	N.R. Saxena and E.J. McCluskey, "Analysis of checksums, extended-precision checksums, and cyclic redundancy," <i>IEEE Trans. Comput.</i> , vol. C-39, No. 7, pp. 969-975, 1990.					
me -	N.A. Touba and E.J. McCluskey, "Transformed pseudo-random patterns for BIST," Proc. VLSI Test Symposium, pp. 410-416, 1995.					
pme -	N.A. Touba and E.J. McCluskey, "Altering a pseudo-random bit sequence for scanbased BIST," Proc. ITC., pp. 167-175, 1996.					
zme -	K.H. Tsai, S. Hellebrand, J. Rajski and Marek-Sadowska, "STARBIST: Scan autocorrelated random pattern generation," <i>Proc. DAC</i> , pp. 472-477, 1997.					
me	H.J. Wunderlich and G. Kief	er, "Bit-flipping BIST," Proc.	ICCAD, pp. 337-343, 1996.			
pne	S.W. Golomb, Shift Register Sequences, Holden Day, San Francisco, 1967.					
pme		nidenko, "Generation and App ng, J. Wiley & Sons, New Yor				
EXAMINER:	thung Chung	DATE 3/12/03				